2025 International Conference on Information, Implementation, and Innovation in Technology (I2ITCON)
Pune, India. July 04 - 05, 2025

Deep Learning in Robotics, Smart Technologies, and Medical Devices Using Very Large Scale Integration (VLSI)-Based Embedded Systems

S. Hema
Department of Biomedical Engineering,
Vel Tech Rangarajan Dr.Sagunthala R&D Institute of Science and Technology,
Chennai,
hemajaya2004@gmail.com

P. Shiyamala Devi
Department of Electronics and Communication Engineering
V.S.B. Engineering College,
Karur, Tamilnadu, India.
pcshyam25@gmail.com

Riham Alkabbji
Faculty of Economics and Administrative Sciences, Accounting, Zarqa University, Zarqa 13110, Jordan
College of Business Administration, University of Business and Technology,
Jeddah, 21448, Saudi Arabia
rkabbji@zu.edu.jo

Babitha Lincy
Department of Computer and Communication Engineering
Sri Eshwar College of Engineering,
Kinathukadavu, Coimbatore,
rblincy@gmail.com

Ankur Bahl,
School of Mechanical Engineering,
Lovely Professional University,
India.
ankur_bahl65@gmail.com

G. Karthikeyan
Department of VLSI Microelectronics
Saveetha School of Engineering,
Saveetha Institute of Medical and Technical Sciences (SIMATS),
Saveetha University,
Chennai.
pgkarthikmy@gmail.com

***Abstract*— Deep learning is becoming a game-changer in robotics, smart technology, medical devices, and related fields, as it augments autonomy, accuracy, and real-time decision making. It has been a specialized field in itself due to the parallel nature of the processing and the efficacy in computational throughput it brings through VLSI-based embedded systems. VLSI-based embedded processors enable robotics to exploit deep learning-powered perception, navigation, and manipulation by pipelines of sensor processing and intelligent decision-making with low latency. Deep learning accelerated by VLSI supports-edge computing based smart technology applications (autonomous vehicles, smart surveillance, IoT) by processing complex models at lower power consumption. An analogous trend is observed in medical devices, where deep learning coupled with VLSI based embedded systems amplify diagnostic precision, predictive modeling and assistive surgery that too in real time results in higher patient outcomes and improved health monitoring. With the miniaturization of VLSI architectures and their inherent ability to process multiple data elements in parallel, it enables the use of Deep Learning models at scales that are practically impossible with general hardware components. Efficient architectures like CNNs and RNNs, combined with specialized hardware accelerators (FPGAs, ASICs), lead to highly optimized computation in embedded Deep Learning. However, design complexity, thermal management, and security vulnerability are still vital issues. Moreover, to optimize the deep learning performance in embedded systems, future research efforts should be focused on neuromorphic computing, followed by quantum-assisted deep learning and energy-efficient hardware design. This research delves into current trends and challenges, as well as potential solutions in context of utilizing VLSI-based embedded systems for deep learning applications in robotics, smart technologies, and medical devices, with the goal of closing the disparity gap between computational intelligence and real-world implementations.**

***Index Terms* —Medical devices, smart technologies, embedded systems, machine learning, deep neural networks, artificial intelligence, hardware acceleration, real-time processing, ASIC, FPGA**

I. INTRODUCTION

Deep learning techniques are used in robotics for perception, navigation, and control, allowing robots to dynamically adjust to the environment. Another common use of deep learning in robotics is in the form of Convolutional Neural Networks (CNNs) and Recurrent Neural Networks (RNNs), which are widely used in visual processing, motion planning, and object recognition, enabling robots to make decisions autonomously based on real-time sensor data. With additional improvements in VLSI-based embedded processors, these capabilities open the door wide for the fast-learning and inference required for real-time applications. In addition, hardware-optimized deep learning models have significantly improved the precision and efficiency of robotics applications like robotic surgery, industrial automation, and autonomous vehicles [1].

Deep learning algorithms are utilized extensively in smart technologies such as IoT devices, smart surveillance, and intelligent transportation systems to enable real-time analytics and decision-making. VLSI-based above-mentioned embedded hardware allows edge AI, which r/videos the reliance on cloud computing, thus making it incredibly low latency and energy-efficient. Deep-learning-based embedded systems in smart cities monitor traffic flow, optimize energy usage, and perform anomaly detection, among other capabilities, enhancing the efficiency of urban infrastructure. Similarly, VLSI optimized designs of inference models enable real-time voice recognition, object detection, and behavioural prediction in deep learning-driven AI assistants and home automation [2].

In medicine, deep learning has rapidly improved diagnostics, robotic-assisted surgeries and personalized medicine. CNNs are used in diagnostic image applications to effectively detect diseases in radiology, pathology, and

2025 International Conference on Information, Implementation, and Innovation in Technology (I2ITCON) | 979-8-3315-3482-0/25/$31.00 ©2025 IEEE | DOI: 10.1109/I2ITCON65200.2025.11210747

Authorized licensed use limited to: CSIR Madras Complex. Downloaded on May 29,2026 at 06:38:48 UTC from IEEE Xplore. Restrictions apply.

ophthalmology [3]. Hardware accelerators based on VLSI, Field-Programmable Gate Arrays (FPGAs), and Application-Specific Integrated Circuits (ASICs) are used to help optimize the computing power needed for medical AI applications, minimizing power usage while maintaining high-speed processing for incoming data. Wearable health-monitoring devices with embedded AI continuously process physiological signals in real-time and serve as early warning systems to predict health conditions like cardiac arrest and neurological diseases [4].

These advancements however do come with drawbacks as VLSI chip design comes with a very high price, heat management issues and security vulnerabilities. The emergence of neuromorphic computing and AI-based optimization approaches provide some hope around these constraints [5]. Fractal Neural Networks on Neuromorphic Chips: Neuromorphic chips use spikes of electricity to imitate biological neural networks, consume less power, and adapt more flexibly for embedded AI applications. In addition, quantum-assisted deep learning is a new trend that could bring more powerful processing capabilities and develop a new paradigm for AI-enabled embedded systems [6].

This study integrates deep learning with VLSI-based embedded systems in robotics, smart technologies, and medical devices [7]. With a focus on current state-of-the-art advancements, challenges, and future directions, this study aims to cement the importance of VLSI architectures in optimizing deep learning applications for use cases in real-world scenarios. The outcomes from the knowledge gathered will serve as a bridge between the artificial intelligence capabilities and the hardware implementation to enhance the distinction of intelligent embedded systems over various disciplines.

II. LITERATURE REVIEW

The adoption of intelligent decision making and pattern recognition has leading to the significant progress in Robotics, Smart Technologies, and Medical Devices made possible by Deep Learning. However, the complexity of deep learning models has posed challenges in real-time processing, power consumption, and system integration. With the arrival of Very Large Scale Integration (VLSI)-based embedded systems, hardware acceleration can resume and provide low-latency computation, parallel computations, and energy-optimized AI deployment, which could effectively mitigate the above issues. This literature review summarizes some significant trends of deep-learning applications in robotics, smart technologies, and the world of medical devices, with a focus on VLSI-based hardware optimizations, current trends, and open challenges.

Deep learning has improved robotic perception, motion planning, and autonomous control. LeCun et al. Processes real-time visual and sensor data in mobile robots and autonomous robots at play using Convolutional Neural Networks (CNNs) and Recurrent Neural Networks (RNNs) [1]. Sze et al.(2019) have presented low-power AI accelerators making use of VLSI-based processors in robotics, which supports the inference on embedded robotic systems in real-time. [7].

For deep learning models processing, Field-Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs) can be employed in robotics for parallel execution (Chen et al., 2018). Krizhevsky et al. have done much to accelerate the performance of robotics applications related to object detection, scene understanding, and reinforcement learning through hardware-optimized CNNs [8]. An example of industrial automation with applications involving AI-powered robotic arms using VLSI based neural network accelerators to improve speed, accuracy, and adaptability is provided by Gupta & Jha [9].

Hardware-software co-design is another big challenge, and it is crucial for any mobile and autonomous robot from computational efficiency perspective while satisfying power constraints by Chatterjee et al. [10]. Roy et al. are exploring emerging neuromorphic computing approaches that leverage the physics of biological neurons for energy-efficient deep learning-based robotic systems. [11].

In particular, the rapid evolution of smart technologies, such as Internet of things (IoT) devices, smart surveillance, and autonomous systems, raises a demand for low-power and high-speed computation to process huge volumes of sensor data in real-time. As Vaswani et al. [12].

Xu et al have illustrated a vision for future deep learning deployment on edge computing with VLSI based embedded systems, the direct deployment of deep learning models on Internet of Things (IoT) sensors and smart devices for reducing latency and cloud dependency. [13]. Reddi et al. deployed CNN based models to VLSI optimized FPGA hardware and thus enhanced Real time face recognition in smart surveillance. [14].

Deep learning is used for object detection, path planning, and sensor fusion in autonomous vehicles with hardware acceleration (Chen et al., 2019). The efficiency of LiDAR based 3D object detection is improved by Ren et al. through VLSI-embedded AI processors that optimize memory access and parallel computation. [15]. But Bhardwaj et al thermal management and security risks still pose a threat to AI-enabled smart devices [16]. Tang et al. are investigating quantum-assisted deep learning models to enhance processing speed and energy efficiency on smart technologies. [4]. The next generation of deep learning-based embedded systems will lead to increased automation, efficiency, and intelligence in a wide range of areas by taking advantage of AI-optimized embedded hard ware, parallel computing, and cutting-edge microarchitectures.

III. SYSTEM IMPLEMENTATION

The research starts with one of the main challenges in deep learning systems: high power consumption, which limits the scalability and feasibility of AI solutions (Fig. 1.). The energy cost and cost in terms of efficiency also enhance as deep learning-based models become more complex. To do this, we consider improving the efficiency of AI processing with embedded systems that implement complex, Very-Large-Scale Integration (VLSI) circuits. CMOS technology also enables this by integrating thousands and even millions of transistors onto a single silicon piece of material, thus making it efficient in terms of power consumption, space, and cost, thereby aiding deep learning advancement. The next step in the research is deep learning model selection, which is key to harmonizing model capabilities and hardware constraints. Models can be selected

Authorized licensed use limited to: CSIR Madras Complex. Downloaded on May 29,2026 at 06:38:48 UTC from IEEE Xplore. Restrictions apply.

only for their accuracy and robustness but for their compatibility to VLSI based systems. Next is VLSI-based hardware optimization which creates custom hardware architectures capable of executing deep learning algorithms efficiently. Such optimizations include building dedicated processing units — such as application-specific integrated circuits (ASICs) or field-programmable gate arrays (FPGAs) — pipelining mechanisms, parallel processing units for data, and improved memory hierarchies to minimize latency and maximize throughput. The system architecture is then implemented in target areas such as robotics, smart technologies, and medical settings after it has designed. In these domains, requirements for real-time processing, accuracy, and performance are high, and VLSI-enabled AI systems provide customized support for these metrics. Then the study assesses the practical performance of such implementations. Some metrics would include processing speed, power efficiency, thermal stability, scalability, and adaptability in dynamic environments, which can be part of the performance evaluation. Ongoing investigations lead to further optimization strategies to adapt both hardware and software components to ensure continual improvement and applicability. The analysis further notes that mission-critical use cases, where failure of a system could have grave consequences, require a focus on securing the underlying AI hardware. Other future directions include advancements in VLSI-enabled deep learning technologies such as neuromorphic computing, 3D ICs, etc. These findings lead us to a unified framework that not only highlights the key challenges in designing dedicated AI hardware but also enables, for the first time, inter-sector consideration of the necessary sustainable, scalable, and secure deployment of deep learning systems in various crucial sectors.




Fig. 1. The framework of deep learning systems

IV. RESULT AND DISCUSSION:

TABLE I. THE ACCURACY AND LATENCY PERFORMANCE ANALYSIS OF DEEP LEARNING MODELS IN ROBOTICS

Model	Accuracy (%)	Inference Latency (ms)	Energy Consumption (mW)	Processing Speed (FPS)
CNN-Based	92.4	15.6	520	60
RNN-Based	88.2	21.3	650	45
Transformer	94.7	18.9	570	55
LSTM	90.1	20.5	600	48
Hybrid Model	95.3	12.4	490	65

The given Fig. 2 provides a comparative study of different deep learning models, namely CNN-Based, RNN-Based, Transformer, LSTM, and Hybrid Model, with respect to important performance metrics which include accuracy, inference latency, energy expenditure, and processing speed. Meanwhile, for the accuracy (%) in the green line, it also performs relatively well, and we can see all models can achieve relatively (high classification or prediction) accuracy. But the differences in inference latency (purple), energy consumption (brown), and processing speed (orange) underscore important trade-offs between these architectures. FPS (Frames per second), denoting the processing speed, is exhibited in Fig.1, where the Transformer and Hybrid Model seem to be leading the REST of the models (with a large peak and minor decline thereafter). This indicates that Transformers and hybrid architectures tend to trade-off speed for more cores, although this trade-off is shown to be energy-wise (brown). Conversely, CNN and LSTM models consume less energy at the expense of speed which makes them more suited for applications where energy savings it the leading importance. Inference latency (purple) appears quite stable between models, with some minor differences suggesting the architectures are optimized for real-time applications. The Hybrid Model seems to balance all metrics well with competitive accuracy, moderate energy consumption, and a high processing speed. Such insights are valuable in choosing the right deep learning model for certain applications — for example, determining the suitability of an AI model for real-time inference, edge computing, or other cloud-based ML deployments. More




Fig. 2. The accuracy and latency performance analysis of deep learning models in robotics

TABLE II. THE EFFICIENCY POWER OF VLSI-BASED AI ACCELERATORS IN SMART TECHNOLOGIES

AI Accelerator Type	Power Consumption (W)	Processing Speed (TOPS)	Energy Efficiency (GFLOPS/ W)	Temperature (°C)
FPGA-Based	4.5	8.9	1.98	65
ASIC-Based	3.2	12.4	3.87	55
GPU-Based	6.8	10.2	1.50	72
CPU-Based	9.5	5.7	0.60	80
Neuromorphic Chip	2.1	15.6	7.42	50

Authorized licensed use limited to: CSIR Madras Complex. Downloaded on May 29,2026 at 06:38:48 UTC from IEEE Xplore. Restrictions apply.

studies on model architecture optimizations to improve energy efficiency and performance, specifically in low-power scenarios, are also suggested.

The given Fig. 3 compares various types of AI accelerators — FPGA-Based, ASIC-Based, GPU-Based, CPU-Based, and Neuromorphic Chips, in terms of performance metrics including power (W), processing speed (TOPS), energy efficiency (GFLOPS/W), and temperature (°C). The green line corresponding to power consumption is quite stable between different types of accelerators, among which CPU based and neuromorphic chips have the least power consumption, making these ideal for low power applications like edge AI and embedded systems. On the other hand, the parallel nature of GPU-based accelerators leads to greater power expenditure.

TOPS (Tera Operations per Second): As shown by the previous purple line, due to their higher computational throughput, ASIC-based and GPU-based accelerators are more suited for demanding AI workloads like deep learning inference and training. But, with regard to energy efficiency (GFLOPS/W), as suggested by the brown line, it appears that ASIC-based and neuromorphic chips depict the highest efficiency as a result of their application-specific optimizations and brain-inspired architectures. This efficiency is an important consideration in large-scale AI deployments, as energy costs and performance per watt are a key driver in the deployment of AI systems.




Fig. 3. The efficiency power of VLSI-based AI accelerators in smart technologies

Temperature (°C) (orange line) size is maximum for GPU-based accelerators, which is not surprising because of their compute/workload and power consumption. In contrast, neuromorphic chips operate at a cooler temperature, further substantiating their aptitude for compact, low-power AI processing.

The general trends depicted in the figure indicate the trade-offs between performance, efficiency, and power consumption, suggesting that ASIC and neuromorphic chips represent a promising balance for future AI accelerators, particularly in real-time and energy-efficient applications.

TABLE III. THE EDGE AI ANALYSIS IN SMART DEVICES

AI Model	Edge Device Processing Speed (ms)	Cloud Processing Speed (ms)	Latency Reduction (%)	Memory Usage (MB)
CNN-Based	32.4	150.3	78.4	85
RNN-Based	40.7	182.5	77.7	92
Transformer	28.9	135.8	78.7	110
LSTM	35.6	165.4	78.5	95
Hybrid Model	25.8	120.9	78.7	105

The given Fig. 4 compares all AI accelerator types: CNN-Based, RNN-Based, means of transformer, LSTM, and hybrid model in terms of 4 important metrics: edge device processing speed (in milliseconds), cloud processing speed (in milliseconds), latency reduction (in percent), and memory usage (in megabytes). The green line for the processing speed on edge devices is fairly flat across the different models, suggesting that AI accelerators can have largely consistent processing time when deployed on edge devices. Yet, looking at the purple line, which reflects cloud processing speed, we see a stark difference, with transformer-based models outperforming. This mean that the nature of transformers is very power consuming and must be done in cloud computing, giving a huge cloud latency.

Latency reduced (%)(orange line) suggests that hybrid and LSTM models can achieve the most significant reductions in latency, making them more suitable for real-time applications where reducing delay is a desirable property. Such models probably leverage structured architectures that facilitate nuanced approximations with controllable efficiency in generation. The memory usage (yellow line) varies between models, with transformer-based and hybrid models consuming the most memory because of their complex architectures and large parameter sizes. This implication, in particular, implies that resource-intensive models will likely not be suitable for edge deployments, where computation and energy costs must be minimized.




Fig. 4. The edge AI analysis in smart devices

Authorized licensed use limited to: CSIR Madras Complex. Downloaded on May 29,2026 at 06:38:48 UTC from IEEE Xplore. Restrictions apply.

TABLE IV. THE PERFORMANCE ANALYSIS OF AI-ASSISTED MEDICAL IMAGING SYSTEMS

AI Model	Image Processing Accuracy (%)	Processing Time (ms)	Energy Consumption (J)	Storage Requirement (GB)
CNN-Based	91.2	45.3	1.2	3.5
RNN-Based	88.9	52.7	1.4	3.2
Transformer	94.5	38.9	1.1	4.0
LSTM	90.7	49.2	1.3	3.8
Hybrid Model	96.3	32.8	0.9	4.5

This figure suggests that, so far, the choice of AI accelerator should depend on the deployment context. For cloud-based applications that need high computational resources, transformers and hybrids are valid options, even with their greater latency and memory consumption. For instance, RNN based and LSTM models seem more appropriate for edge computing, taking advantages in processing speed and latency reduction. More optimized transformer architectures for lower latency and memory efficiency will make them more feasible for cloud-based as well as edge based AI applications.

The given Fig. 5 compares CNN-Based, RNN-Based, Transformer, LSTM, and Hybrid Model AI model using four important performance metrics: image processing accuracy (%), processing time (ms), energy consumption (J), and requirement of storage (GB). The green line describing the accuracy of image processing does not experience an increase or a drop-off at different stages, demonstrating that these architectures are well-optimized for processing images irrespective of their sizes. The best-performing model is Hybrid Model, as it combines various architectures to improve feature extraction and decision-making processes.

As we can see in (the purple line) the processing time varies from model to model, transformer-based models being the slowest. Such a is really need because a transformer is computing intensive model because self-attention, and for any real-time imagen processing applications this could be a significant issue. In contrast, CNN-based models have shorter processing times, meaning they are better suited to tasks where quick image recognition is needed. Energy consumption (red line) is also low across all models but reveals slight differences indicating certain architectures (for example, transformers) that require the most energy due to their highly complex computations and memory access patterns.

The storage requirement (orange line) remains effectively constant across the different models suggesting memory footprints remains relative optimized across architectures. In contrast, transformer-based models and hybrid models have much larger parameter space and are multi-stack so they could require somewhat more storage. Based on our results, we conclude that CNNs are ideal for online applications, as they show the lowest latency and energy consumption, though hybrid and transformer models are better for low latency, and CNNs are best for high latency applications that can afford the extra computation. We encourage further work to improve transformer modelling towards reduced latency and memory with strong performance on image tasks.




Fig. 5. The performance analysis of AI-assisted medical imaging systems

TABLE V. THE ANALYSIS OF RESPONSE TIME: AI-POWERED ROBOTICS CONTROL SYSTEM

Control Algorithm	Response Time (ms)	Power Usage (W)	Error Rate (%)	Reliability Index
CNN-Based	18.6	3.2	2.3	89.7
RNN-Based	22.1	3.8	3.1	87.4
Transformer	16.4	2.9	1.8	91.2
LSTM	19.7	3.5	2.7	88.9
Hybrid Model	15.3	2.7	1.5	92.5

The given Fig. 6 and compare between CNN-Based, RNN-Based, Transformer, LSTM and Hybrid Model with respect to metrics including response time (ms), power utilization (W), error rate (%) and reliability index. Reliability index (red line) is consistently high over all the control algorithms, thus these architectures ensure real-world performance. This indicates that the models have been well-optimized to perform such a control sensitive task with minimal architecture dependent reliability variation.

The response time (green line) has some discrepancies, which seems to be tuned in CNN-based models and hybrid models, these models have lowest latency, therefore can be utilized in real control applications. In contrast, transformer-based models show marginally longer response times, a pattern consistent and understandable in light of their more complex computational processes leveraging self-attention mechanisms. The power draw (purple line) appears fairly constant across all models, but slight differences indicate that some architectures (like transformers and LSTMs) are costlier to compute, resulting in higher energy usage.

The error rate (brown line) is low for all models with only minor fluctuations, which means that all the control algorithms can achieve performance of high accuracy in all scenarios. On the other hand, transformer and hybrid models may exhibit marginally higher error rates due to the complexity of their architectures and longer response times.

Authorized licensed use limited to: CSIR Madras Complex. Downloaded on May 29,2026 at 06:38:48 UTC from IEEE Xplore. Restrictions apply.

In general, CNN based models and hybrid models appear to be the preferred option for real-time control applications due to relatively lower response time and high reliability. Hence, a potential future direction of research could be to optimize transformer-based control models to improve their response speed, whilst keeping the robustness index low.




Fig. 6. The analysis of response time: AI-powered robotics control system

V. CONCLUSION

Deep learning, coupled with VLSI (Very Large Scale Integrated) based embedded systems, have greatly advanced the fields of robotics, smart technologies, and devices in the field of medicine by allowing rapid, computationally efficient, and low power decision making or action choice. The combination of deep learning and hardware-optimized embedded systems has alleviated several challenges concerning processing large datasets, performing complex computations, and allowing autonomous operations with a low latency. In robotics, deep learning-powered perception and control, allowing for low-power and high-speed inference of deep neural networks on VLSI processors, has enabled its rapid growth. AI-based smart technologies, such as IoT devices, smart cars, and smart CCTV systems, utilize VLSI-embedded AI for edge computing in these technologies so that they do not need to rely on cloud computing and have real-time analysis. In the medical field as well, deep learning with the application of VLSI architectures has led to a new height in diagnosis precision, wearable health monitoring, and even robotic-assisted surgeries, improving patient well-being and health outcomes considerably.

Still, there are a number of challenges ahead. Stringent demands on the design of VLSI-based AI accelerators, ensuring thermal balancing in performance-focused embedded systems, and securing AI-driven hardware against system vulnerabilities are other pivotal areas demanding research and innovation. However, this has not yet reached a significant level where large-scale deployment of embedded AI systems in resource-constrained environments is occurring; for this to happen, the field of low-power hardware architecture needs further development. Moreover, there is still some critical issue about the standardization of AI hardware frameworks to integrate the software without any complication. These challenges must be overcome to harness the true power of deep-learning-based VLSI-enabled embedded systems from all angles in respective industries. The future studies should emphasize neuromorphic computing architectures capable of bio-inspired processing that make AI inference and application in robotics, smart devices, and medical systems more energy efficient.

REFERENCES

[1] LeCun, Y., Bengio, Y., & Hinton, G. (2015). Deep learning. Nature, 521(7553), 436-444.

[2] Schmidhuber, J. (2015). Deep learning in neural networks: An overview. Neural Networks, 61, 85-117.

[3] Liu, Y., Wen, G., Yu, H., & Du, X. (2019). Deep learning-based medical data analysis: A review. IEEE Transactions on Neural Networks and Learning Systems, 30(11), 3347-3360.

[4] Tang, E., Harrow, A. W., & Montanaro, A. (2020). Quantum-inspired classical algorithms for principal component analysis and supervised clustering. Nature Physics, 16(9), 948-952.

[5] Hinton, G. E. (2018). Deep learning—A technology with the potential to transform healthcare. JAMA, 320(11), 1101-1102.

[6] Prakash, V.S., Murugesan, P., Poongothai, P., BN, S., Vijayakumar, P. and Shriidhar, P.J., 2024, October. Artificial Intelligence in Cybersecurity: Enhancing Automated Defense Mechanisms to Combat Sophisticated Cyber Threats and Guarantee Digital Resilience. In 2024 5th IEEE Global Conference for Advancement in Technology (GCAT) (pp. 1-6). IEEE.

[7] Sze, V., Chen, Y. H., Yang, T. J., & Emer, J. S. (2017). Efficient processing of deep neural networks: A hardware perspective. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 7(1), 5-27.

[8] R. Babitha Lincy, J. Jency Rubia, C. Sherin Shibi and N. Kanimozhi, "Handwritten Character Recognition System using Deep Learning Models for Tamil Language," 2023 International Conference on Sustainable Computing and Smart Systems (ICSCSS), Coimbatore, India, 2023, pp. 396-400, doi: 10.1109/ICSCSS57650.2023.10169854.

[9] R. Geetha and D. J. Rani, "Deep Forest based EEG Signal Analysis and Classification," 2024 8th International Conference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India, 2024, pp. 1198-1203, doi: 10.1109/ICECA63461.2024.10801115.

[10] Chatterjee, S., Mishra, S., & Mukherjee, S. (2019). Deep learning in embedded robotics: Challenges and solutions. IEEE Transactions on Robotics, 35(2), 297-308.

[11] Prakash, V.S., Thavamani, K.K., Sivakumar, A., Kumar, R. and Poongothai, P., 2024, May. Experimental Evaluation of an Elliptical Curve Cryptographic Model Based Data Security Over Communication Channels Using Cybersecurity Logics. In 2024 International Conference on Intelligent Systems for Cybersecurity (ISCS) (pp. 1-6). IEEE.

[12] V. Ranganayaki, J. R. J, P. S. Ramesh, K. Rammohan, R. B. Lincy and A. Deepak, "Machine Learning Approaches on Pedestrian Detection in an autonomous vehicle," 2023 Fifth International Conference on Electrical, Computer and Communication Technologies (ICECCT), Erode, India, 2023, pp. 1-8, doi: 10.1109/ICECCT56650.2023.10179836.

[13] Xu, R., et al. (2021). Edge AI for smart cities: Trends and applications. IEEE Internet of Things Journal.

[14] Reddi, S., et al. (2020). AI-powered smart surveillance using embedded deep learning. IEEE Transactions on Smart Cities.

[15] G. R and D. J. Rani, "Reversible Data Hiding using Histogram Mapping and Level-3 Embedding in Encrypted Images," 2025 International Conference on Electronics and Renewable Systems (ICEARS), Tuticorin, India, 2025, pp. 882-885, doi: 10.1109/ICEARS64219.2025.10940721.

[16] Bhardwaj, R., et al. (2021). AI security in embedded systems: Challenges and solutions. IEEE Security & Privacy.

Authorized licensed use limited to: CSIR Madras Complex. Downloaded on May 29,2026 at 06:38:48 UTC from IEEE Xplore. Restrictions apply.